this post was submitted on 29 Nov 2023
1 points (100.0% liked)
Hardware
47 readers
1 users here now
A place for quality hardware news, reviews, and intelligent discussion.
founded 1 year ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
view the rest of the comments
Feels like DDR5 capabilities have been running away from what boards and memory controllers can reasonably support, bar the lowest amount of ranks/channels and non-optimal clock ratios.
And it's so painful for me since my workload is completely memory bandwidth bound but does not scale across multiple sockets, much less multiple nodes.
96 cores per socket? ๐
12 channels of ram per socket? ๐คฉ
DDR5-4800? ๐ซ
Just curious, but what workload doesn't scale across multiple sockets? Gaming?
A specialized computational fluid dynamics program. And nominally CFD is great to scale across many sockets/systems but it seems this particular program wasn't written to be able to do that.
Ddr6 and new sockets and boards going to come out very soon probably
DDR6 is years away.
According to what?
Ultra-high density chips is exactly what you want to support the largest possible memory amounts and speeds with minimal ranks. With 32 Gib chips, you could build 32 GiB single-rank UDIMMs, or 64 GiB dual-rank.
That means up to 128 GiB of RAM in mini-ITX!
well technically the high freq chips right now are out of spec and overclocked. people just don't care because chances are good that they work. XMP/EXPO are overclocks but people treat them like standard settings.
so it makes sense that current IMCs and boards are struggling with these speeds since they're far out of the spec they were designed for years ago.