Sounds like the RVA23 standard at last makes the "extended core" of RISC-V fully standardized.
I did not know the RISC-V did not have standard vector extensions.
All things related to technology hardware, with a focus on computing hardware.
Rules (Click to Expand):
Follow the Lemmy.world Rules - https://mastodon.world/about
Be kind. No bullying, harassment, racism, sexism etc. against other users.
No Spam, illegal content, or NSFW content.
Please stay on topic, adjacent topics (e.g. software) are fine if they are strongly relevant to technology hardware. Another example would be business news for hardware-focused companies.
Please try and post original sources when possible (as opposed to summaries).
If posting an archived version of the article, please include a URL link to the original article in the body of the post.
Some other hardware communities across Lemmy:
Icon by "icon lauk" under CC BY 3.0
Sounds like the RVA23 standard at last makes the "extended core" of RISC-V fully standardized.
I did not know the RISC-V did not have standard vector extensions.
My understanding is, that the 1.0 spec for the extension was basically finalized in 2021 and CPUs using it are already available. Now it's just fully ratified. Also, while it might seem like RISC-V is “behind” compared to AVX-512 for x86_64 or SVE for ARM, this fundamentally differs from these SIMD Instructions. They talk more about it in this article SIMD Instructions Considered Harmful. So, this is not merely RISC-V playing catch-up, but also trying a “new” (the idea is actually old and how things used to be done) ways to make a more sustainable ISA.
Thanks for sharing!