this post was submitted on 20 Nov 2023
0 points (50.0% liked)

Intel

24 readers
1 users here now

Rules

founded 11 months ago
MODERATORS
 
you are viewing a single comment's thread
view the rest of the comments
[–] [email protected] 1 points 10 months ago

FWIW, if this is a fake, someone put an enormous amount of work into irrelevant things e.g. mechanical dimensions.

Eg: they have an 8MB L4 cache on the CPU die for LNL when MTL has a 128MB cache on SOC die.

The 8 MB is not an L4 cache since it is in parallel with the last level cache rather than above it in the hierarchy. This detail actually looks credible since it is a logical progression from MTL where the GPU memory access was also split off from the LLC. Now they're splitting off the rest.