It’s really 2 nodes with both 4 & 20A having limited libraries and being used as a sort of pilot program.
They were being worked on in parallel, not sequentially and have been in some sort of development (path finding, process refinement, etc) for probably 5 years at this point.
Afaik Intel actually designed this Ericsson chip or so I was told.