Hardware

47 readers

1 users here now

A place for quality hardware news, reviews, and intelligent discussion.

founded 1 year ago

MODERATORS

[email protected]

Do today chips still have die space for old instruction set? (alien.top)

submitted 11 months ago by [email protected] to c/[email protected]

21 comments fedilink hide all child comments

This is just a nitpicking question. Do Intel chips still have some space/transistors dedicated to SSE3? If they do, why can't they implement SSE3 by other, more powerful instrutions (like AVX) to save die space?

you are viewing a single comment's thread
view the rest of the comments

[–] [email protected] 1 points 11 months ago (1 children)

uOps by microcode

That's not how it works, only a few overtly complex instructions are implemented in microcode and they are slow, most instructions use a random logic decoder.

[–] [email protected] 1 points 11 months ago

in x86 that's not the case, only the critical path x86 instructions are implemented directly in logic lookup tables in the decoder. Some of the less used ones are on the uCode ROM on chip. And a bunch more on PAL code on off-chip ROM. And a few of the rarest ones are on the exception manager libraries of the OS.

A big chunk of the x86 ISA is rarely used so this tiered implementation has been used at least since Nehalem if not before.